Skip to main content

Counted Pulse Delay

By OLD_BUILDING_

Input signal wil be held until the internal counter completes a full cycle. Input may be continuous or fleeting. Guaranteed at least one pulse output. Continuous input results in a a series of timed output pulses.
  • ELEMENT STATS
  • 1 thumbs up
  • Used in 4 creations

Oh dear! Your browser is either unsupported or there has been a problem loading the page.